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A comprehensive overview of novel high voltage GaN 
field effect transistors (FETs) based on the Polarization 
Superjunction (PSJ) concept and a cost-effective ap-
proach towards manufacturing these high performance 
devices are presented. Current challenges impeding wider 
adoption of GaN power switching transistors in applica-
tions, and latest results of scaled-up PSJ-FETs from 
POWDEC KK, have also been discussed. The article also 
presents hard-switching characteristics of 400V-to-800V 
boost converter constructed using a PSJ-FET grown on 
sapphire substrate and the future direction of GaN power 
semiconductor technology based on monolithic integra-
tion for advanced power electronics. 
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1 Introduction It has been more than two decades 
since the demonstration of the ZRUOG¶V first Gallium Ni-
tride (GaN) p-n homojunction LEDs and the ZRUOG¶V first 
high electron mobility transistors (HEMTs) based on a 
GaN-AlxGa1-xN heterojunction [1, 2]. Although lighting 
and radio-frequency application segments have achieved 
remarkable commercial success using GaN, the technology 
readiness of high voltage power switching transistors is 
still in a nascent stage. The development roadmap of GaN 
power semiconductor devices is currently geared towards 
power conversion systems in existing applications such as 
Power Factor Correction (PFC), AC/DC to DC converters, 
power-conditioning circuits as well as emerging applica-
tions in aerospace (More Electric Aircraft) and automotive 
sectors (Electric/Hybrid Electric Vehicles), with voltage 
rating between 600 V and 1.2 kV. Most of the commercial 
players (e.g., GaN Systems, Infineon, ON Semiconductor, 
Panasonic, and Transphorm) have focussed on 600V GaN 
devices, and off-the-shelf samples are now available from 
some of these. However, it needs to be recognized that de-
spite the decade-long concerted efforts by the power semi-
conductor industry and academia likewise, manufacturing 
of GaN power switching transistors can still be considered 
to be in the pre-production stage in general, with little to 
no penetration in the market. This article will briefly dis-
cuss the challenges concerning present mainstream GaN 
field effect transistors (FETs) and present GaN polarization 
superjunction field effect transistors (PSJ-FETs) as an al-
ternative solution. An overview of the PSJ technology, the 
latest performance results of high voltage GaN PSJ-FETs 
and a detailed assessment of the cost-effective production 
using this technology platform will be presented. 
2 Current challenges Figure 1 shows the cross-
sectional schematic of a conventional GaN HFET on Sili-
con (Si) substrate, and the distribution of the electric field 
under off-state conditions. The limitation in performance 
of such devices is attributable to the following main rea-
sons: 
(a) As the distribution of the electric field under off-
state conditions is not uniform, realizing high voltage de-
vices requires sophisticated processing capability for for-
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mation of field modulating plates, which can significantly 
increase processing time and costs.  
 
Figure 1 Simplified schematic of conventional HFET cross-
section and electric field distribution under off-state conditions. 
 
(b) Localised peaking of the electric field during off-
state condition renders such devices sensitive to current 
collapse during high voltage switching [3].  
 
(c) The growth of GaN epitaxial layers on Si substrates 
for high voltage applications requires thick buffer and tran-
sition layers which make the wafers more susceptible to 
bowing and crack generation [4, 5]. 
  
(d) The inherent tensile stress due to mismatch in lat-
tice constants and coefficients of thermal expansion in 
such structures can also compromise the reliability of de-
vices. 
 
(e) Due to the vertical nature of breakdown in GaN-on-
Si FETs, breakdown voltage of the device is primarily de-
termined by the GaN buffer thickness [6, 7]. 
 
(f) Lack of avalanche capability or non-destructive 
breakdown behaviour, necessitates the need for over-rating 
the device breakdown voltage for a given application. 
 
(g) The most recent results on crosstalk have indicated 
that the Si substrate has to be maintained at ground poten-
tial to mitigate the crosstalk effects in monolithic GaN-on-
Si devices [8, 9]. But it has also been reported that perfor-
mance of GaN-on-Si devices with grounded substrate ter-
minal, deteriorated (increased on-state resistance (RON)) 
when employed as a high-side switch in a half-bridge cir-
cuit [10]. These two challenges can hamper the develop-
ment of monolithic integration in GaN-on-Si platform. 
 
An alternative solution for manufacturing low-cost high-
voltage GaN power switching devices, which can over-
come almost all of the above-mentioned challenges, is the 
adoption of Polarization Superjunction (PSJ) implemented 
on sapphire substrate, as described in the next section. 
3 Polarization Superjunction  
3.1 Superjunction Simplified schematics of the 
cross-section of a conventional power MOSFET and the 
electric field profile in the device under off-state condi-
tions have been shown in Figures 2 (a)-(b) respectively.  
 
(a) 
 
(b) 
Figure 2 Schematic of (a) cross-section of a conventional power 
MOSFET (b) electric field distribution under off-state conditions. 
 
Under off-state condition and application of a drain bi-
as voltage, the depletion region in the n- epi layer in a con-
pss-Header will be provided by the publisher 3 
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ventional power MOSFET primarily extends in the vertical 
direction. When electric field at the p n- junction reaches 
the critical electric field of Si, the device undergoes ava-
lanche breakdown. Breakdown voltage (BV) is essentially 
determined by the thickness and doping concentration of 
the n- epi layer. Therefore, BV for a given drift thickness 
can only be enhanced by reducing the doping concentra-
tion in the n- region which results in a significant increase 
(proportional to BV2) in the specific on-state resistance 
(RON.A). 
The concept of superjunction (SJ) transformed the ca-
pability of Si power MOSFETs by taking the device per-
formance beyond the one-dimensional theoretical limit us-
ing an innovative approach to achieving charge balance in 
the structure.  
 
(a) 
 
(b) 
Figure 3 Schematic of (a) cross-section of a superjunction power 
MOSFET (b) electric field distribution under off-state conditions. 
 
As shown in Figure 3, SJ devices incorporate a number 
of alternately stacked p- and n-type heavily and precisely 
doped layers. Under off-state conditions, and high drain 
bias, the depletion region in such a device extends laterally 
as well as vertically in the entire drift region, as observed 
in conventional RESURF structures [11-14]. The improved 
field shaping that is achieved translates to higher BV for a 
given drift thickness, significantly enhancing the device 
figure of merit. 
Theoretically, a flat field distribution of the electric 
field can be achieved in a SJ power MOSFET compared to 
a triangular field profile that is obtained in a conventional 
power MOSFET. 
3.2 Polarization Superjunction Realizing SJ devices 
mandates precise control of p- and n-type doping in the 
semiconductor. However, doping control has been prob-
lematic in GaN, especially with achieving p-type doping 
due to high activation energy of Mg that is typically used 
as the dopant [15]. Polarization Superjunction (PSJ) is a 
unique technique to achieve charge balance not through 
impurity-based doping control, but by engineering of posi-
tive and negative polarization charges inherent in the GaN 
material. PSJ technology is based on a GaN/AlGaN/GaN 
double heterostructure (grown along the (0001) crystal ax-
is) where positive and negative polarization charges coex-
ist at the AlGaN (000ͳത )/GaN(0001) interface with two-
dimensional electron gas (2DEG) accumulation and 
GaN(000ͳത )/AlGaN(0001) interface with two-dimensional 
hole gas (2DHG) accumulation respectively [16-23]. The 
basic concept/structure has been illustrated in Figure 4. 
 
Figure 4 Schematic illustration of a PSJ structure. 
 
2DEG and 2DHG are well-confined to quantum wells at 
the respective interfaces and possess enhanced mobility 
because of negligible impurity scattering. Despite theoreti-
cal predictions of high density 2DHG induced by negative 
polarization charges at such interfaces 
(GaN(000ͳത)/AlGaN(0001)), the first demonstration of high 
density 2DHG of over 1x1013 cm-2 was achieved by re-
searchers at the University of Sheffield, United Kingdom 
and POWDEC K.K, Japan in 2010 [17]. Schematic of the 
four-point probe measurement of hole characteristics with-
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in the optimised structure using van der Pauw method, has 
been shown in Figure 5 (a). By optimizing the layer thick-
nesses and the growth conditions of the GaN/AlGaN/GaN 
double heterostructure, 2DHG as high as 1.4x1013 cm-2 has 
been obtained as determined from Hall Effect measure-
ments and shown in Figure 5 (b).  
 
(a) 
 
(b) 
Figure 5 (a) Schematic of van der Pauw test structure for meas-
uring hole characteristics (b) measured two-dimensional hole gas 
density and hole density arising due to impurity doping, as a 
function of temperature. 
As can be noted, the 2DHG density in the PSJ structure 
does not change significantly with temperature (50 K ± 300 
K), unlike Mg doping in a reference specimen with single 
p-GaN layer, where carriers freeze-out at low temperatures 
(~ 200 K)). This indicates that the holes truly originate due 
to polarization effects in the PSJ structure. 
3.3 Polarization Superjunction Field Effect Transis-
tors (PSJ-FET) Figures 6 (a)-(b) show simplified cross 
section of a normally-on PSJ-FET as well as the energy 
band diagram in the double heterostructure under thermal 
equilibrium. Also shown in the band diagram is the accu-
mulation of 2DEG and 2DHG at the two heterojunctions. 
In this device architecture, gate makes an ohmic contact to 
the p-GaN layer and 2DHG. Drain and source electrodes 
form ohmic contacts to 2DEG. In the on-state, current 
flows from the drain to source electrode through the 2DEG 
in a manner similar to the conventional AlGaN/GaN 
HFETs. 
 
(a) 
 
(b) 
Figure 6 (a) Schematic of a PSJ FET (b) energy band diagram at 
thermal equilibrium. 
The drift region that maintains charge balance in the 
device is positioned between the gate and drain electrodes. 
Figures 7 show the simplified cross-section of this device 
under off-state conditions and in the presence of a drain bi-
as. 2DHG and 2DEG are discharged through the gate and 
drain electrodes, respectively, and the drift region is de-
pleted at low drain bias voltage. The electric field profile 
pss-Header will be provided by the publisher 5 
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during blocking state and under ideal charge balance con-
ditions in the drift region has also been depicted in Figure 
7.  DXHWRWKH³ER[OLNH´HOHFWULFILHOGVKDSHWKHEORFNLQJ
voltage capability of PSJ devices can be scaled-up directly 
as a function of the length of the PSJ region (LPSJ). 
 
Figure 7 Schematic of a PSJ FET under blocking state and the 
electric field profile under ideal charge balance conditions. 
3.4 Performance Figure 8 shows photographs of a fab-
ricated large area PSJ-FET die (size: 6 mm x 4 mm) fabri-
cated on sapphire substrate as well as a packaged device 
(TO-247) from POWDEC KK. 
 
Figure 8 Photograph of a PSJ FET die and a packaged unit. 
Output I-V characteristics of a typical device (gate 
width Wg = 90 mm, LPSJ    ȝP KDYH EHHQ VKRZQ LQ
Figure 8 (a). The compliance current during measurement 
was set as 1A. The on-state resistance was measured as 
Pȍ at a gate voltage (Vg) = +2V. Transfer character-
istics (drain voltage (Vd) = 0.1 V) have been shown in 
Figure 8 (b). The typical threshold voltage (VTH) is about - 
4.5 V, with excellent sub-threshold characteristics. The 
minimum value of the sub-threshold slope has been ob-
served to be about 70 mV/decade, which is quite close to 
the theoretically predicted value of about 59 mV/decade. 
The remarkable sub-threshold characteristics can be at-
tributed primarily to the reason that these PSJ-FETs have 
been fabricated on sapphire which is an excellent insulat-
ing substrate. 
 
(a) 
 
(b) 
Figure 8 Measured (a) output I-V characteristics (b) DC transfer 
characteristics 
Off-state drain and gate current as a function of 
drain voltage have been shown in Figure 9 (a). The actual 
BV of the measured PSJ-FET (LPSJ    ȝP is greater 
6 H. Kawai et al., Low cost high voltage GaN PSJ-FETs 
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than 3 kV. The leakage current was measured to be ~ 85 
ȝ$at 3 kV, and it was observed that Id and Ig were identi-
cal. This confirmed that the leakage path was directed from 
drain to gate in PSJ-FETs on sapphire substrates.  
 
(a) 
(b) 
Figure 9 Measured off-state characteristics at Vgs = - 10V of 
fabricated (a) PSJ-FET (LPSJ ȝP:J PP) (b) PSJ-FETs 
with various PSJ lengths (LPSJ). The noises seen in the current 
range between 10-8 and 10-6 ampere are due to the sensitivity of 
the B1505A analyser. 
Figure 9 (b) depicts the plot of the leakage current 
characteristics for a series of samples, with various LPSJ 
(from 15 ȝm to 60 ȝm), as a function of drain voltage. 
Based on careful extrapolation, BV of PSJ devices on sap-
phire with LPSJ= 60 ȝm, is expected to be in the range of 6 
to 7 kV. A linear relation can be observed between BV and 
LPSJ, which is a fundamental characteristic of superjunction 
devices. 
 
Figure 10 Specific on-state resistance (RON.A) versus break-
down voltage of fabricated PSJ-FETs on sapphire (large area and 
device test structures). The empty ellipses are the extrapolated 
values from Fig.9(b) and RonA  (not shown here). 
Based on the measured on-state and off-state electrical 
characteristics, the relationship between area-specific on-
state resistance (RON.A) and BV of fabricated PSJ-FETs on 
sapphire substrates has been plotted in Figure 10. Also 
shown in the figure are the theoretical one-dimensional 
material limits for Si, 4H-Silicon Carbide (4H-SiC) and 
GaN. It is well established that in conventional devices 
RON.A increases proportionally to the second order of BV, 
whereas in superjunction devices, RON.A is directly propor-
tional to BV [24]. Such a linear relation has been con-
firmed for PSJ-FETs. It can be deduced from the figure 
that BV in such devices can be enhanced with moderate 
increase of RON.A by merely increasing the gate-to-drain 
distance (LPSJ). It was also observed from the plots that the 
device test structures (labelled as TEG) show RON.A values 
which are almost half of the values obtained for large area 
devices with the same LPSJ and blocking capability. This 
trend clearly indicates that there is room for further im-
provement in the performance of the scaled-up large area 
devices. 
Dynamic characterisation was also performed on the 
large area PSJ-FETs primarily to examine the current col-
lapse behaviour (also described as increase in the on-state 
resistance during high voltage switching) in these devices 
pss-Header will be provided by the publisher 7 
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[3]. The schematic of the measurement circuit and the 
waveforms obtained have been shown in Figure 11. The 
applied voltage was approximately 1 kV, and the load re-
sistance chosen was 200 ȍ to fix the device on-state cur-
rent at 5 A. High voltage stress was applied for 10 seconds, 
at the end of which, a gate pulse was applied for a duration 
of 1 ȝV$VVKRZQLQ)LJXUHZLWKDQDSSOLHGJDWHELDV
(3V), the on-state current of the PSJ-FET rises to 5A and 
Vd drops sharply with a fall time (tf) of 50 ns. Therefore, 
no dynamic current collapse was observed in PSJ-FETs in 
this experiment.  
 
Figure 11 PSJ-FET switching characteristics. 
It needs to be emphasized that PSJ-FETs do not em-
ploy any field modulating plates within the structure, typi-
cally used in conventional HFETs for breakdown en-
hancement and minimizing current collapse [3]. Tanaka et 
al. have recently suggested that hole injection during off-
state can suppress current collapse in GaN Gate Injection 
Transistors [25]. The superior current collapse perfor-
mance of PSJ-FETs, can be fundamentally attributed to the 
enhanced field shaping achieved intrinsically within the 
double heterostructure.  
 
Figure 12 Circuit diagram of the 400 V-800 V boost converter. 
In order to demonstrate the advantage of PSJ-FETs in 
power converter applications, a 400V-800V boost convert-
er was constructed. Typical applications of such converters 
include regulated dc power supplies, LED drivers, and re-
generative breaking of dc motors [26]. The schematic of 
the configured circuit has been shown in Figure 12. 
 A signal with +3 V high and -10 V low was applied to 
the gate of the PSJ-HFET using a HCPL-3180 driver driv-
en with a 50% duty cycle pulse train from a function gen-
erator. The pulse period was set as ȝVN+]+DUG-
switching characteristics and waveforms have been shown 
in Figure 13.  
 
Figure 13 Hard-switching characteristics of the 400V-800V 
boost converter using PSJ-FETs. The red line shows the drain 
current and the blue line shows the inductor current. 
The LPSJ and on-state resistance (RON) of the device 
used in this experiment was 20 ȝm and 130 mȍ, respec-
tively. Therefore, by strengthening the power source circuit 
parameters and thermal management, the output power of 
the converter could be scaled up to a few kW8kW. To the 
DXWKRUV¶NQRZOHGJH this is the first report of an 800V cir-
cuit implementation using an all-GaN normally-on power 
switching transistor. 
Thermal management is a critical component of 
power system design that affects the functionality, power 
density, robustness, as well as efficiency of power elec-
tronic devices and circuits. In order to verify the heat dissi-
pation capability of PSJ-FET fabricated on sapphire sub-
strates, time response of current conduction in a packaged 
GaN PSJ-FET and a commercial SiC-MOSFET in the ab-
sence of air-blowing/cooling was examined. Both devices 
used for comparison in this study were packaged in TO-
247 and had the same on-state resistance of 160 Pȍ. The 
results of the evaluation have been shown in Figure 14 and 
indicate that the PSJ-FET could maintain a current higher 
than that of the SiC device, under the same conditions. The 
8 H. Kawai et al., Low cost high voltage GaN PSJ-FETs 
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results suggest that the effective thermal resistance of the 
PSJ-FET appears to be smaller than its SiC counterpart, 
despite being fabricated on a sapphire substrate. These re-
sults seem counter-intuitive considering that sapphire has a 
lower thermal conductivity than SiC. The thermal re-
sistance of a sapphire substrate (4 mm x 6PP  ȝP
thick) was therefore investigated and found to be ~ 
0.10C/W. quite competitive when compared to typical 
package thermal resistance. Another Temperature depend-
ence of Ron increase between the two is found to be almost 
the same, Therefore, a possible reason for the improved 
thermal characteristics of PSJ-FET could be due to the 
lower current density per area and hence the lower temper-
ature because of its die size when compared to the vertical 
SiC die, which is ~20% smaller. 
Figure 14 Time response of current conduction in a GaN PSJ-
FET and a SiC-MOSFET in the absence of air-blowing/cooling. 
One of the key advantages of using sapphire as the 
starting substrate is also its suitability for developing mon-
olithic power integrated circuits. This has been discussed 
further in the last section of this article. 
3.5 Low-cost manufacturing Despite having a multi-
tude of remarkable characteristics and enormous efforts 
from academia and industry, GaN power semiconductor 
devices have experienced a relatively slow progress to-
wards commercialisation. Beyond some of the scientific 
and technological challenges, the key reason behind this 
scenario is the high cost of manufacturing these devices. 
The growth of GaN epitaxial layers on Si substrates is 
more difficult than on sapphire substrates. There are two 
main reasons behind this. 
i. Gallium (Ga) reacts with Si easily and degrades the Si 
surface. Therefore, a thick Aluminium Nitride (AlN) 
barrier layer must be deposited during the initial phase 
of the growth. The AlN growth rate must be kept low to 
prevent a gas-phase reaction with ammonia.  
ii. Poor crystal quality of the GaN grown on Si substrate. 
Growth of a high quality buffer layer is required in or-
der to obtain a reasonable crystal quality, and the 
growth of this layer takes a very long time (total growth 
time is approximately half a day). 
On the other hand, the growth on sapphire is relatively 
less complex, and is an established process due to the 
availability of existing infrastructure and processing capa-
bility for GaN LED production. Another important ad-
vantage of GaN-on-sapphire is that the breakdown is de-
termined by the lateral shaping of the electric field. This is 
unlike GaN-on-Si, where there is a vertical component 
which determines the breakdown voltage of the device 
mandating thicker epi layers for higher blocking capability. 
In GaN PSJ-FETs, the epi-thickness required is only 1 ȝm. 
The low epi-thickness that is independent of the blocking 
voltage requirement enables reduced cycle time for growth. 
As mentioned earlier in this section, the reaction of Ga 
with Si during GaN epitaxial growth degrades the Si sub-
strate. Due to this, the wafer carrier has to be replaced by a 
new one and baked in-situ, after each growth run. On the 
other hand, the growth on sapphire can run consecutively 
numerous times without interruption. This key aspect has 
been illustrated in Figures 15 (a) - (b). 
 
(a) 
 
(b) 
pss-Header will be provided by the publisher 9 
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Figure 15 GaN growth sequence in production (a) GaN-on-
Silicon (b) GaN-on-Sapphire. 
The overall cost of manufacturing GaN-on-Si epi-
wafers encompasses expenses related to the Si substrate, 
reactor cleaning, and the deposition cost for thick epi lay-
ers. Apart from the benefits of an uninterrupted growth cy-
cle, it needs to be considered that the price of a 6-inch sap-
phire substrate is today approximately only twice that of a 
silicon (111) substrate. Due to the mentioned reasons, in 
the manufacturing of GaN-on-Si, added indirect costs and 
increased production time make it economical-
ly/technologically less competitive on the whole when 
compared to GaN-on-sapphire. 
3.6 Future There are several scientific, technological 
and manufacturing challenges that need to be addressed 
before GaN power semiconductor devices can be consid-
ered mainstream. It is also becoming apparent that a transi-
tion from the general scheme of manufacturing power con-
version circuits using discrete devices to that of a fully in-
tegrated power system-on-chip, rather than being an aspect 
of evolution in technology development, is anticipated to 
be a prerequisite to fully harness the high-frequency power 
switching benefits of GaN [23, 27].  GaN transistors can 
switch at very high speeds with voltage slew rates of 100 - 
300 V/ns and current slew rates in the tens of A/ns. Such 
high slew rates in the presence of device/package/circuit 
parasitic inductance can cause substantial over-voltage 
transients on device terminals, which can degrade/damage 
the device during operation. Although this is traditionally 
addressed using damping techniques such as external gate 
resistors to reduce the overshoot, it results in lower effi-
ciency [28]. Parasitic inductance of the gate drive loop is 
typically minimized through chip-scale packaging (CSP) 
by keeping lead lengths and traces as short as possible on 
the printed circuit board [29]. Even with the most innova-
tive packaging/hybrid-integration solutions, finite residual 
inductance leads to high frequency oscillations that can not 
only inadvertently modify the transistor switching state, 
cause electromagnetic interference, but also damage the 
device.  
By monolithically integrating gate drive circuitry with 
power devices on a single technology platform, the energy 
efficiency can be greatly enhanced. Monolithic integration 
is also considered an ideal approach to minimize parasitic 
inductance in the circuitry and therefore enable stable 
high-frequency operation, efficiency and power densities 
unachievable by existing techniques based on co-
packaging discrete devices. A simplified block diagram il-
lustrating a monolithic integration scheme in GaN has been 
shown in Figure 16. Monolithic integration in GaN has 
gained some attention over the last few years, but has been 
mostly restricted to low voltage operation [30-33]. Devel-
opment of CMOS logic and drive circuits is also essential 
and towards that end, there have been efforts on demon-
stration of GaN-based enhancement-mode p-channel and 
n-channel HFETs [34, 35]. Such an integrated approach 
can enable higher power switching frequency in circuits 
yielding significant reduction of filter sizes. Moreover, re-
duction in the overall bill of materials and wide range of 
temperature-operation using all-GaN solutions can offer 
system level performance/cost benefits in existing and 
emerging applications such as Internet of Things, commu-
nications, photonics, radar, aerospace, automotive & data 
centres. 
 
Figure 16 Simplified block diagram illustrating monolithic inte-
gration (represented by dashed lines) in a GaN Power Manage-
ment Integrated Circuit (PMIC) [23]. 
The fundamental requirement of a semiconductor tech-
nology platform that enables simultaneous development of 
a wide range of high voltage and low voltage devices in 
GaN as required for integration is served by the PSJ plat-
form [16-23]. Unlike GaN-on-Si, GaN-on-VDSSKLUHGRHVQ¶W
suffer from crosstalk issues, due to the excellent insulating 
properties of sapphire. Along with the recent results on the 
LQYHVWLJDWLRQ RI VDSSKLUH¶V WKHUPDO FKDUDFWHULVWLFV as de-
scribed in this article indicate that GaN PSJ-on-sapphire 
will prove to be a promising technology platform for next-
generation ultra-high power density systems-on-chip.  
3.7 Concluding remarks In this article, an overview of 
novel high voltage polarization superjunction technology 
platform in GaN materials system is presented. With ex-
tremely competitive performance trade-offs, PSJ devices 
are ideally suited for extreme operating conditions and can 
be used in space, aerospace, transportation, oil-drilling, in-
dustrial as well as consumer applications. A sustainable 
route towards manufacturing of PSJ-FETs, utilizing the ex-
isting and mature infrastructure for GaN LED production, 
has also been discussed in this article. This will overcome 
the key hurdle of cost that is generally associated with any 
10 H. Kawai et al., Low cost high voltage GaN PSJ-FETs 
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wide bandgap semiconductor slowing down its acceptance 
as a mainstream power semiconductor technology. With 
sapphire as the chosen substrate, PSJ is also ideally suited 
for developing monolithic power integrated circuits which 
will be essential for practically realising high frequency 
power switching solutions using GaN. In conclusion, GaN 
PSJ technology will be instrumental in shaping a viable 
and a new era of advanced power electronics. 
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